jidctint-avx2.asm 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417
  1. ;
  2. ; jidctint.asm - accurate integer IDCT (64-bit AVX2)
  3. ;
  4. ; Copyright 2009 Pierre Ossman <ossman@cendio.se> for Cendio AB
  5. ; Copyright (C) 2009, 2016, 2018, D. R. Commander.
  6. ;
  7. ; Based on the x86 SIMD extension for IJG JPEG library
  8. ; Copyright (C) 1999-2006, MIYASAKA Masaru.
  9. ; For conditions of distribution and use, see copyright notice in jsimdext.inc
  10. ;
  11. ; This file should be assembled with NASM (Netwide Assembler),
  12. ; can *not* be assembled with Microsoft's MASM or any compatible
  13. ; assembler (including Borland's Turbo Assembler).
  14. ; NASM is available from http://nasm.sourceforge.net/ or
  15. ; http://sourceforge.net/project/showfiles.php?group_id=6208
  16. ;
  17. ; This file contains a slow-but-accurate integer implementation of the
  18. ; inverse DCT (Discrete Cosine Transform). The following code is based
  19. ; directly on the IJG's original jidctint.c; see the jidctint.c for
  20. ; more details.
  21. %include "jsimdext.inc"
  22. %include "jdct.inc"
  23. ; --------------------------------------------------------------------------
  24. %define CONST_BITS 13
  25. %define PASS1_BITS 2
  26. %define DESCALE_P1 (CONST_BITS - PASS1_BITS)
  27. %define DESCALE_P2 (CONST_BITS + PASS1_BITS + 3)
  28. %if CONST_BITS == 13
  29. F_0_298 equ 2446 ; FIX(0.298631336)
  30. F_0_390 equ 3196 ; FIX(0.390180644)
  31. F_0_541 equ 4433 ; FIX(0.541196100)
  32. F_0_765 equ 6270 ; FIX(0.765366865)
  33. F_0_899 equ 7373 ; FIX(0.899976223)
  34. F_1_175 equ 9633 ; FIX(1.175875602)
  35. F_1_501 equ 12299 ; FIX(1.501321110)
  36. F_1_847 equ 15137 ; FIX(1.847759065)
  37. F_1_961 equ 16069 ; FIX(1.961570560)
  38. F_2_053 equ 16819 ; FIX(2.053119869)
  39. F_2_562 equ 20995 ; FIX(2.562915447)
  40. F_3_072 equ 25172 ; FIX(3.072711026)
  41. %else
  42. ; NASM cannot do compile-time arithmetic on floating-point constants.
  43. %define DESCALE(x, n) (((x) + (1 << ((n) - 1))) >> (n))
  44. F_0_298 equ DESCALE( 320652955, 30 - CONST_BITS) ; FIX(0.298631336)
  45. F_0_390 equ DESCALE( 418953276, 30 - CONST_BITS) ; FIX(0.390180644)
  46. F_0_541 equ DESCALE( 581104887, 30 - CONST_BITS) ; FIX(0.541196100)
  47. F_0_765 equ DESCALE( 821806413, 30 - CONST_BITS) ; FIX(0.765366865)
  48. F_0_899 equ DESCALE( 966342111, 30 - CONST_BITS) ; FIX(0.899976223)
  49. F_1_175 equ DESCALE(1262586813, 30 - CONST_BITS) ; FIX(1.175875602)
  50. F_1_501 equ DESCALE(1612031267, 30 - CONST_BITS) ; FIX(1.501321110)
  51. F_1_847 equ DESCALE(1984016188, 30 - CONST_BITS) ; FIX(1.847759065)
  52. F_1_961 equ DESCALE(2106220350, 30 - CONST_BITS) ; FIX(1.961570560)
  53. F_2_053 equ DESCALE(2204520673, 30 - CONST_BITS) ; FIX(2.053119869)
  54. F_2_562 equ DESCALE(2751909506, 30 - CONST_BITS) ; FIX(2.562915447)
  55. F_3_072 equ DESCALE(3299298341, 30 - CONST_BITS) ; FIX(3.072711026)
  56. %endif
  57. ; --------------------------------------------------------------------------
  58. ; In-place 8x8x16-bit inverse matrix transpose using AVX2 instructions
  59. ; %1-%4: Input/output registers
  60. ; %5-%8: Temp registers
  61. %macro dotranspose 8
  62. ; %5=(00 10 20 30 40 50 60 70 01 11 21 31 41 51 61 71)
  63. ; %6=(03 13 23 33 43 53 63 73 02 12 22 32 42 52 62 72)
  64. ; %7=(04 14 24 34 44 54 64 74 05 15 25 35 45 55 65 75)
  65. ; %8=(07 17 27 37 47 57 67 77 06 16 26 36 46 56 66 76)
  66. vpermq %5, %1, 0xD8
  67. vpermq %6, %2, 0x72
  68. vpermq %7, %3, 0xD8
  69. vpermq %8, %4, 0x72
  70. ; transpose coefficients(phase 1)
  71. ; %5=(00 10 20 30 01 11 21 31 40 50 60 70 41 51 61 71)
  72. ; %6=(02 12 22 32 03 13 23 33 42 52 62 72 43 53 63 73)
  73. ; %7=(04 14 24 34 05 15 25 35 44 54 64 74 45 55 65 75)
  74. ; %8=(06 16 26 36 07 17 27 37 46 56 66 76 47 57 67 77)
  75. vpunpcklwd %1, %5, %6
  76. vpunpckhwd %2, %5, %6
  77. vpunpcklwd %3, %7, %8
  78. vpunpckhwd %4, %7, %8
  79. ; transpose coefficients(phase 2)
  80. ; %1=(00 02 10 12 20 22 30 32 40 42 50 52 60 62 70 72)
  81. ; %2=(01 03 11 13 21 23 31 33 41 43 51 53 61 63 71 73)
  82. ; %3=(04 06 14 16 24 26 34 36 44 46 54 56 64 66 74 76)
  83. ; %4=(05 07 15 17 25 27 35 37 45 47 55 57 65 67 75 77)
  84. vpunpcklwd %5, %1, %2
  85. vpunpcklwd %6, %3, %4
  86. vpunpckhwd %7, %1, %2
  87. vpunpckhwd %8, %3, %4
  88. ; transpose coefficients(phase 3)
  89. ; %5=(00 01 02 03 10 11 12 13 40 41 42 43 50 51 52 53)
  90. ; %6=(04 05 06 07 14 15 16 17 44 45 46 47 54 55 56 57)
  91. ; %7=(20 21 22 23 30 31 32 33 60 61 62 63 70 71 72 73)
  92. ; %8=(24 25 26 27 34 35 36 37 64 65 66 67 74 75 76 77)
  93. vpunpcklqdq %1, %5, %6
  94. vpunpckhqdq %2, %5, %6
  95. vpunpcklqdq %3, %7, %8
  96. vpunpckhqdq %4, %7, %8
  97. ; transpose coefficients(phase 4)
  98. ; %1=(00 01 02 03 04 05 06 07 40 41 42 43 44 45 46 47)
  99. ; %2=(10 11 12 13 14 15 16 17 50 51 52 53 54 55 56 57)
  100. ; %3=(20 21 22 23 24 25 26 27 60 61 62 63 64 65 66 67)
  101. ; %4=(30 31 32 33 34 35 36 37 70 71 72 73 74 75 76 77)
  102. %endmacro
  103. ; --------------------------------------------------------------------------
  104. ; In-place 8x8x16-bit slow integer inverse DCT using AVX2 instructions
  105. ; %1-%4: Input/output registers
  106. ; %5-%12: Temp registers
  107. ; %9: Pass (1 or 2)
  108. %macro dodct 13
  109. ; -- Even part
  110. ; (Original)
  111. ; z1 = (z2 + z3) * 0.541196100;
  112. ; tmp2 = z1 + z3 * -1.847759065;
  113. ; tmp3 = z1 + z2 * 0.765366865;
  114. ;
  115. ; (This implementation)
  116. ; tmp2 = z2 * 0.541196100 + z3 * (0.541196100 - 1.847759065);
  117. ; tmp3 = z2 * (0.541196100 + 0.765366865) + z3 * 0.541196100;
  118. vperm2i128 %6, %3, %3, 0x01 ; %6=in6_2
  119. vpunpcklwd %5, %3, %6 ; %5=in26_62L
  120. vpunpckhwd %6, %3, %6 ; %6=in26_62H
  121. vpmaddwd %5, %5, [rel PW_F130_F054_MF130_F054] ; %5=tmp3_2L
  122. vpmaddwd %6, %6, [rel PW_F130_F054_MF130_F054] ; %6=tmp3_2H
  123. vperm2i128 %7, %1, %1, 0x01 ; %7=in4_0
  124. vpsignw %1, %1, [rel PW_1_NEG1]
  125. vpaddw %7, %7, %1 ; %7=(in0+in4)_(in0-in4)
  126. vpxor %1, %1, %1
  127. vpunpcklwd %8, %1, %7 ; %8=tmp0_1L
  128. vpunpckhwd %1, %1, %7 ; %1=tmp0_1H
  129. vpsrad %8, %8, (16-CONST_BITS) ; vpsrad %8,16 & vpslld %8,CONST_BITS
  130. vpsrad %1, %1, (16-CONST_BITS) ; vpsrad %1,16 & vpslld %1,CONST_BITS
  131. vpsubd %11, %8, %5 ; %11=tmp0_1L-tmp3_2L=tmp13_12L
  132. vpaddd %9, %8, %5 ; %9=tmp0_1L+tmp3_2L=tmp10_11L
  133. vpsubd %12, %1, %6 ; %12=tmp0_1H-tmp3_2H=tmp13_12H
  134. vpaddd %10, %1, %6 ; %10=tmp0_1H+tmp3_2H=tmp10_11H
  135. ; -- Odd part
  136. vpaddw %1, %4, %2 ; %1=in7_5+in3_1=z3_4
  137. ; (Original)
  138. ; z5 = (z3 + z4) * 1.175875602;
  139. ; z3 = z3 * -1.961570560; z4 = z4 * -0.390180644;
  140. ; z3 += z5; z4 += z5;
  141. ;
  142. ; (This implementation)
  143. ; z3 = z3 * (1.175875602 - 1.961570560) + z4 * 1.175875602;
  144. ; z4 = z3 * 1.175875602 + z4 * (1.175875602 - 0.390180644);
  145. vperm2i128 %8, %1, %1, 0x01 ; %8=z4_3
  146. vpunpcklwd %7, %1, %8 ; %7=z34_43L
  147. vpunpckhwd %8, %1, %8 ; %8=z34_43H
  148. vpmaddwd %7, %7, [rel PW_MF078_F117_F078_F117] ; %7=z3_4L
  149. vpmaddwd %8, %8, [rel PW_MF078_F117_F078_F117] ; %8=z3_4H
  150. ; (Original)
  151. ; z1 = tmp0 + tmp3; z2 = tmp1 + tmp2;
  152. ; tmp0 = tmp0 * 0.298631336; tmp1 = tmp1 * 2.053119869;
  153. ; tmp2 = tmp2 * 3.072711026; tmp3 = tmp3 * 1.501321110;
  154. ; z1 = z1 * -0.899976223; z2 = z2 * -2.562915447;
  155. ; tmp0 += z1 + z3; tmp1 += z2 + z4;
  156. ; tmp2 += z2 + z3; tmp3 += z1 + z4;
  157. ;
  158. ; (This implementation)
  159. ; tmp0 = tmp0 * (0.298631336 - 0.899976223) + tmp3 * -0.899976223;
  160. ; tmp1 = tmp1 * (2.053119869 - 2.562915447) + tmp2 * -2.562915447;
  161. ; tmp2 = tmp1 * -2.562915447 + tmp2 * (3.072711026 - 2.562915447);
  162. ; tmp3 = tmp0 * -0.899976223 + tmp3 * (1.501321110 - 0.899976223);
  163. ; tmp0 += z3; tmp1 += z4;
  164. ; tmp2 += z3; tmp3 += z4;
  165. vperm2i128 %2, %2, %2, 0x01 ; %2=in1_3
  166. vpunpcklwd %3, %4, %2 ; %3=in71_53L
  167. vpunpckhwd %4, %4, %2 ; %4=in71_53H
  168. vpmaddwd %5, %3, [rel PW_MF060_MF089_MF050_MF256] ; %5=tmp0_1L
  169. vpmaddwd %6, %4, [rel PW_MF060_MF089_MF050_MF256] ; %6=tmp0_1H
  170. vpaddd %5, %5, %7 ; %5=tmp0_1L+z3_4L=tmp0_1L
  171. vpaddd %6, %6, %8 ; %6=tmp0_1H+z3_4H=tmp0_1H
  172. vpmaddwd %3, %3, [rel PW_MF089_F060_MF256_F050] ; %3=tmp3_2L
  173. vpmaddwd %4, %4, [rel PW_MF089_F060_MF256_F050] ; %4=tmp3_2H
  174. vperm2i128 %7, %7, %7, 0x01 ; %7=z4_3L
  175. vperm2i128 %8, %8, %8, 0x01 ; %8=z4_3H
  176. vpaddd %7, %3, %7 ; %7=tmp3_2L+z4_3L=tmp3_2L
  177. vpaddd %8, %4, %8 ; %8=tmp3_2H+z4_3H=tmp3_2H
  178. ; -- Final output stage
  179. vpaddd %1, %9, %7 ; %1=tmp10_11L+tmp3_2L=data0_1L
  180. vpaddd %2, %10, %8 ; %2=tmp10_11H+tmp3_2H=data0_1H
  181. vpaddd %1, %1, [rel PD_DESCALE_P %+ %13]
  182. vpaddd %2, %2, [rel PD_DESCALE_P %+ %13]
  183. vpsrad %1, %1, DESCALE_P %+ %13
  184. vpsrad %2, %2, DESCALE_P %+ %13
  185. vpackssdw %1, %1, %2 ; %1=data0_1
  186. vpsubd %3, %9, %7 ; %3=tmp10_11L-tmp3_2L=data7_6L
  187. vpsubd %4, %10, %8 ; %4=tmp10_11H-tmp3_2H=data7_6H
  188. vpaddd %3, %3, [rel PD_DESCALE_P %+ %13]
  189. vpaddd %4, %4, [rel PD_DESCALE_P %+ %13]
  190. vpsrad %3, %3, DESCALE_P %+ %13
  191. vpsrad %4, %4, DESCALE_P %+ %13
  192. vpackssdw %4, %3, %4 ; %4=data7_6
  193. vpaddd %7, %11, %5 ; %7=tmp13_12L+tmp0_1L=data3_2L
  194. vpaddd %8, %12, %6 ; %8=tmp13_12H+tmp0_1H=data3_2H
  195. vpaddd %7, %7, [rel PD_DESCALE_P %+ %13]
  196. vpaddd %8, %8, [rel PD_DESCALE_P %+ %13]
  197. vpsrad %7, %7, DESCALE_P %+ %13
  198. vpsrad %8, %8, DESCALE_P %+ %13
  199. vpackssdw %2, %7, %8 ; %2=data3_2
  200. vpsubd %7, %11, %5 ; %7=tmp13_12L-tmp0_1L=data4_5L
  201. vpsubd %8, %12, %6 ; %8=tmp13_12H-tmp0_1H=data4_5H
  202. vpaddd %7, %7, [rel PD_DESCALE_P %+ %13]
  203. vpaddd %8, %8, [rel PD_DESCALE_P %+ %13]
  204. vpsrad %7, %7, DESCALE_P %+ %13
  205. vpsrad %8, %8, DESCALE_P %+ %13
  206. vpackssdw %3, %7, %8 ; %3=data4_5
  207. %endmacro
  208. ; --------------------------------------------------------------------------
  209. SECTION SEG_CONST
  210. alignz 32
  211. GLOBAL_DATA(jconst_idct_islow_avx2)
  212. EXTN(jconst_idct_islow_avx2):
  213. PW_F130_F054_MF130_F054 times 4 dw (F_0_541 + F_0_765), F_0_541
  214. times 4 dw (F_0_541 - F_1_847), F_0_541
  215. PW_MF078_F117_F078_F117 times 4 dw (F_1_175 - F_1_961), F_1_175
  216. times 4 dw (F_1_175 - F_0_390), F_1_175
  217. PW_MF060_MF089_MF050_MF256 times 4 dw (F_0_298 - F_0_899), -F_0_899
  218. times 4 dw (F_2_053 - F_2_562), -F_2_562
  219. PW_MF089_F060_MF256_F050 times 4 dw -F_0_899, (F_1_501 - F_0_899)
  220. times 4 dw -F_2_562, (F_3_072 - F_2_562)
  221. PD_DESCALE_P1 times 8 dd 1 << (DESCALE_P1 - 1)
  222. PD_DESCALE_P2 times 8 dd 1 << (DESCALE_P2 - 1)
  223. PB_CENTERJSAMP times 32 db CENTERJSAMPLE
  224. PW_1_NEG1 times 8 dw 1
  225. times 8 dw -1
  226. alignz 32
  227. ; --------------------------------------------------------------------------
  228. SECTION SEG_TEXT
  229. BITS 64
  230. ;
  231. ; Perform dequantization and inverse DCT on one block of coefficients.
  232. ;
  233. ; GLOBAL(void)
  234. ; jsimd_idct_islow_avx2(void *dct_table, JCOEFPTR coef_block,
  235. ; JSAMPARRAY output_buf, JDIMENSION output_col)
  236. ;
  237. ; r10 = jpeg_component_info *compptr
  238. ; r11 = JCOEFPTR coef_block
  239. ; r12 = JSAMPARRAY output_buf
  240. ; r13d = JDIMENSION output_col
  241. align 32
  242. GLOBAL_FUNCTION(jsimd_idct_islow_avx2)
  243. EXTN(jsimd_idct_islow_avx2):
  244. push rbp
  245. mov rax, rsp ; rax = original rbp
  246. mov rbp, rsp ; rbp = aligned rbp
  247. push_xmm 4
  248. collect_args 4
  249. ; ---- Pass 1: process columns.
  250. %ifndef NO_ZERO_COLUMN_TEST_ISLOW_AVX2
  251. mov eax, dword [DWBLOCK(1,0,r11,SIZEOF_JCOEF)]
  252. or eax, dword [DWBLOCK(2,0,r11,SIZEOF_JCOEF)]
  253. jnz near .columnDCT
  254. movdqa xmm0, XMMWORD [XMMBLOCK(1,0,r11,SIZEOF_JCOEF)]
  255. movdqa xmm1, XMMWORD [XMMBLOCK(2,0,r11,SIZEOF_JCOEF)]
  256. vpor xmm0, xmm0, XMMWORD [XMMBLOCK(3,0,r11,SIZEOF_JCOEF)]
  257. vpor xmm1, xmm1, XMMWORD [XMMBLOCK(4,0,r11,SIZEOF_JCOEF)]
  258. vpor xmm0, xmm0, XMMWORD [XMMBLOCK(5,0,r11,SIZEOF_JCOEF)]
  259. vpor xmm1, xmm1, XMMWORD [XMMBLOCK(6,0,r11,SIZEOF_JCOEF)]
  260. vpor xmm0, xmm0, XMMWORD [XMMBLOCK(7,0,r11,SIZEOF_JCOEF)]
  261. vpor xmm1, xmm1, xmm0
  262. vpacksswb xmm1, xmm1, xmm1
  263. vpacksswb xmm1, xmm1, xmm1
  264. movd eax, xmm1
  265. test rax, rax
  266. jnz short .columnDCT
  267. ; -- AC terms all zero
  268. movdqa xmm5, XMMWORD [XMMBLOCK(0,0,r11,SIZEOF_JCOEF)]
  269. vpmullw xmm5, xmm5, XMMWORD [XMMBLOCK(0,0,r10,SIZEOF_ISLOW_MULT_TYPE)]
  270. vpsllw xmm5, xmm5, PASS1_BITS
  271. vpunpcklwd xmm4, xmm5, xmm5 ; xmm4=(00 00 01 01 02 02 03 03)
  272. vpunpckhwd xmm5, xmm5, xmm5 ; xmm5=(04 04 05 05 06 06 07 07)
  273. vinserti128 ymm4, ymm4, xmm5, 1
  274. vpshufd ymm0, ymm4, 0x00 ; ymm0=col0_4=(00 00 00 00 00 00 00 00 04 04 04 04 04 04 04 04)
  275. vpshufd ymm1, ymm4, 0x55 ; ymm1=col1_5=(01 01 01 01 01 01 01 01 05 05 05 05 05 05 05 05)
  276. vpshufd ymm2, ymm4, 0xAA ; ymm2=col2_6=(02 02 02 02 02 02 02 02 06 06 06 06 06 06 06 06)
  277. vpshufd ymm3, ymm4, 0xFF ; ymm3=col3_7=(03 03 03 03 03 03 03 03 07 07 07 07 07 07 07 07)
  278. jmp near .column_end
  279. %endif
  280. .columnDCT:
  281. vmovdqu ymm4, YMMWORD [YMMBLOCK(0,0,r11,SIZEOF_JCOEF)] ; ymm4=in0_1
  282. vmovdqu ymm5, YMMWORD [YMMBLOCK(2,0,r11,SIZEOF_JCOEF)] ; ymm5=in2_3
  283. vmovdqu ymm6, YMMWORD [YMMBLOCK(4,0,r11,SIZEOF_JCOEF)] ; ymm6=in4_5
  284. vmovdqu ymm7, YMMWORD [YMMBLOCK(6,0,r11,SIZEOF_JCOEF)] ; ymm7=in6_7
  285. vpmullw ymm4, ymm4, YMMWORD [YMMBLOCK(0,0,r10,SIZEOF_ISLOW_MULT_TYPE)]
  286. vpmullw ymm5, ymm5, YMMWORD [YMMBLOCK(2,0,r10,SIZEOF_ISLOW_MULT_TYPE)]
  287. vpmullw ymm6, ymm6, YMMWORD [YMMBLOCK(4,0,r10,SIZEOF_ISLOW_MULT_TYPE)]
  288. vpmullw ymm7, ymm7, YMMWORD [YMMBLOCK(6,0,r10,SIZEOF_ISLOW_MULT_TYPE)]
  289. vperm2i128 ymm0, ymm4, ymm6, 0x20 ; ymm0=in0_4
  290. vperm2i128 ymm1, ymm5, ymm4, 0x31 ; ymm1=in3_1
  291. vperm2i128 ymm2, ymm5, ymm7, 0x20 ; ymm2=in2_6
  292. vperm2i128 ymm3, ymm7, ymm6, 0x31 ; ymm3=in7_5
  293. dodct ymm0, ymm1, ymm2, ymm3, ymm4, ymm5, ymm6, ymm7, ymm8, ymm9, ymm10, ymm11, 1
  294. ; ymm0=data0_1, ymm1=data3_2, ymm2=data4_5, ymm3=data7_6
  295. dotranspose ymm0, ymm1, ymm2, ymm3, ymm4, ymm5, ymm6, ymm7
  296. ; ymm0=data0_4, ymm1=data1_5, ymm2=data2_6, ymm3=data3_7
  297. .column_end:
  298. ; -- Prefetch the next coefficient block
  299. prefetchnta [r11 + DCTSIZE2*SIZEOF_JCOEF + 0*32]
  300. prefetchnta [r11 + DCTSIZE2*SIZEOF_JCOEF + 1*32]
  301. prefetchnta [r11 + DCTSIZE2*SIZEOF_JCOEF + 2*32]
  302. prefetchnta [r11 + DCTSIZE2*SIZEOF_JCOEF + 3*32]
  303. ; ---- Pass 2: process rows.
  304. vperm2i128 ymm4, ymm3, ymm1, 0x31 ; ymm3=in7_5
  305. vperm2i128 ymm1, ymm3, ymm1, 0x20 ; ymm1=in3_1
  306. dodct ymm0, ymm1, ymm2, ymm4, ymm3, ymm5, ymm6, ymm7, ymm8, ymm9, ymm10, ymm11, 2
  307. ; ymm0=data0_1, ymm1=data3_2, ymm2=data4_5, ymm4=data7_6
  308. dotranspose ymm0, ymm1, ymm2, ymm4, ymm3, ymm5, ymm6, ymm7
  309. ; ymm0=data0_4, ymm1=data1_5, ymm2=data2_6, ymm4=data3_7
  310. vpacksswb ymm0, ymm0, ymm1 ; ymm0=data01_45
  311. vpacksswb ymm1, ymm2, ymm4 ; ymm1=data23_67
  312. vpaddb ymm0, ymm0, [rel PB_CENTERJSAMP]
  313. vpaddb ymm1, ymm1, [rel PB_CENTERJSAMP]
  314. vextracti128 xmm6, ymm1, 1 ; xmm3=data67
  315. vextracti128 xmm4, ymm0, 1 ; xmm2=data45
  316. vextracti128 xmm2, ymm1, 0 ; xmm1=data23
  317. vextracti128 xmm0, ymm0, 0 ; xmm0=data01
  318. vpshufd xmm1, xmm0, 0x4E ; xmm1=(10 11 12 13 14 15 16 17 00 01 02 03 04 05 06 07)
  319. vpshufd xmm3, xmm2, 0x4E ; xmm3=(30 31 32 33 34 35 36 37 20 21 22 23 24 25 26 27)
  320. vpshufd xmm5, xmm4, 0x4E ; xmm5=(50 51 52 53 54 55 56 57 40 41 42 43 44 45 46 47)
  321. vpshufd xmm7, xmm6, 0x4E ; xmm7=(70 71 72 73 74 75 76 77 60 61 62 63 64 65 66 67)
  322. vzeroupper
  323. mov eax, r13d
  324. mov rdx, JSAMPROW [r12+0*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  325. mov rsi, JSAMPROW [r12+1*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  326. movq XMM_MMWORD [rdx+rax*SIZEOF_JSAMPLE], xmm0
  327. movq XMM_MMWORD [rsi+rax*SIZEOF_JSAMPLE], xmm1
  328. mov rdx, JSAMPROW [r12+2*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  329. mov rsi, JSAMPROW [r12+3*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  330. movq XMM_MMWORD [rdx+rax*SIZEOF_JSAMPLE], xmm2
  331. movq XMM_MMWORD [rsi+rax*SIZEOF_JSAMPLE], xmm3
  332. mov rdx, JSAMPROW [r12+4*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  333. mov rsi, JSAMPROW [r12+5*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  334. movq XMM_MMWORD [rdx+rax*SIZEOF_JSAMPLE], xmm4
  335. movq XMM_MMWORD [rsi+rax*SIZEOF_JSAMPLE], xmm5
  336. mov rdx, JSAMPROW [r12+6*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  337. mov rsi, JSAMPROW [r12+7*SIZEOF_JSAMPROW] ; (JSAMPLE *)
  338. movq XMM_MMWORD [rdx+rax*SIZEOF_JSAMPLE], xmm6
  339. movq XMM_MMWORD [rsi+rax*SIZEOF_JSAMPLE], xmm7
  340. uncollect_args 4
  341. pop_xmm 4
  342. pop rbp
  343. ret
  344. ; For some reason, the OS X linker does not honor the request to align the
  345. ; segment unless we do this.
  346. align 32